Readit News logoReadit News
bharathw30 commented on     · Posted by u/bharathw30
bharathw30 · 14 days ago
I know the purpose of a technical interview is to test your skillset, but interviews seem to be getting very mechanical - standard questions, lack of interaction, and some people are just jerks! I think some non-technical aspects should still be given importance in technical interviews.
bharathw30 commented on     · Posted by u/bharathw30
bharathw30 · 14 days ago
I know the purpose of a technical interview is to test your skillset, but interviews seem to be getting very mechanical - standard questions, lack of interaction, and some people are just jerks! I think some non-technical aspects should still be given importance in technical interviews.
bharathw30 commented on     · Posted by u/bharathw30
bharathw30 · a month ago
Check it out if you like to read about tech history
bharathw30 commented on How to build a new chip architecture, ft. Nvidia   chipinsights.substack.com... · Posted by u/bharathw30
bharathw30 · a month ago
Some lessons from Nvidia's history about how to establish a new hardware architecture
bharathw30 commented on The era of full stack chip designers   chipinsights.substack.com... · Posted by u/bharathw30
doitformango · 2 months ago
A lot of steps are missing, seems like OP doesn't have much experience. Sure, you can license ARM or download RISC-V, configure and validate the RTL (even configurations with no RTL changes require RTL validation, and a mountain of test vectors), license some analog IP from Synopsys for analog, power and clocking; synthesize your design, place and route, timing converge, functionally validate against the RTL, lay out pinmap and bonding rules, fracture the DB, send the GLS to TSMC, validate the package characteristics and process corner, do post-silicon debug of ROM/timing/package/digital/analog, and maybe if the gods smile on you it'll only be one stepping and won't need any FIB edits ... but that requires an army of people to get it done in under a year. Re-designing a modern ISA would take one person decades, look how long the first cut of RISC-V took with genius volunteers. Maybe if you want to build a 6502 on your own for fun and can cough up $50k for a 0.180 micron shuttle at TSMC or Global Foundries. It's fun to fantasize about AI making all this happen automatically, but chip design is wildly nontrival. Its funny, Sematech talked about 3rd (or 4th?)-generation silicon design where humans would be taken out of the loop entirely within the next decade... back in 1993!

(Source: I've been a CPU Architect going on my fourth decade.)

bharathw30 · 2 months ago
It's not about one person or AI doing every single step and giving out the final chip (I apologize if the title was misleading.) The argument is that jobs would require you to cover more parts of the chip design stack. And AI (or just better tooling of any form) can certainly make that happen.
bharathw30 commented on The era of full stack chip designers   chipinsights.substack.com... · Posted by u/bharathw30
tspyrou · 2 months ago
Our company www.precisioninno.com is growing proving professional support for OpenROAD much like companies providing support around Linux do. My presentation at the birds of a feather highlights the engagement levels.
bharathw30 · 2 months ago
Thanks for sharing, seems promising :)

u/bharathw30

KarmaCake day26May 13, 2025
About
I write, talk, and design chips
View Original